Hearing Loop Receiver project based on Silicon Chip magazine design from 2010.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
s0 7c99916ab9
first commit
2 weeks ago
Case first commit 2 weeks ago
Hearing Loop Receiver first commit 2 weeks ago
README.md first commit 2 weeks ago
SC 2010-09 BOM.png first commit 2 weeks ago
SC 2010-09 PCB layout.png first commit 2 weeks ago
SC 2010-09 Schematic.png first commit 2 weeks ago

README.md

Hearing Loop Receiver

s0 2022-03

This project was a miniaturisation of a design by John Clarke published in Silicon Chip magazine in September 2010. It's no longer available to buy as a kit so I think they oughtn't mind me publishing the info I've found and the schematic files. The board design (done using KiCad) and case (made with Fusion 360) are my own, released here under CNPLv7+.

It was designed to support automated assembly by JLC PCB, with parts selected from their catalogue, but also has several test points and a fairly spaced-out layout to permit hand-construction with ease. An even more compact version would certainly be possible.

It's using quite old op-amp and power amp chips and has quite a lot of noise. I'm sure a more modern design could have a much lower noise floor.